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ABSTRACT:
In the past decade, semiconducting carbon nanotube thin films have been recognized as contending materials for wide-ranging applications in electronics, energy, and sensing. In particular, improvements in large-area flexible electronics have been achieved through independent advances in post-growth processing to resolve metallic versus semiconducting carbon nanotube heterogeneity, in improved gate dielectrics, and in self-assembly processes.
Moreover, controlled tuning of specific device components has afforded fundamental probes of the trade-offs between materials properties and device performance metrics. Nevertheless, carbon nanotube transistor performance suitable for real-world applications awaits understanding-based progress in the integration of independently pioneered device components. We achieve this here by integrating high-purity semiconducting carbon nanotube films with a custom-designed hybrid inorganic-organic gate dielectric. This synergistic combination of materials circumvents conventional design trade-offs, resulting in concurrent advances in several transistor performance metrics such as transconductance (6.5 µS/µm), intrinsic field-effect mobility (147 cm 2 /Vs), sub-threshold swing (150 mV/decade), and on/off ratio (5 x 10 5 ), while also achieving hysteresis-free operation in ambient conditions.
TEXT:
Carbon nanotube (CNT) thin films 1 are promising semiconductors for diverse applications including large-area printed electronics, [2] [3] [4] [5] [6] [7] high-frequency devices, 8, 9 and light-emitting diodes. 10, 11 However, thin-film transistors (TFTs) fabricated from as-grown heterogeneous CNT films are intrinsically limited in performance due to contamination by metallic nanotubes. [12] [13] [14] Furthermore, device performance is strongly constrained by gate dielectric details, including capacitive coupling to the channel, interfacial scattering, and trapped charges. To date, research efforts have largely focused on independent issues such as CNT purity, [15] [16] [17] CNT density, 5, 18, 19 channel geometry, 2, 20 and gate-dielectric properties 3, 21, 22 to improve specific device metrics, often at the expense of others. More attractive for the ultimate incorporation of CNT films in low-power, large-area electronics is a more holistic approach whereby the gate dielectric and semiconductor channel are approached synergistically, resulting in simultaneous optimization of multiple device metrics, including important but less-discussed ones such as hysteresis.
The recent demonstration of scalable methods for producing monodisperse semiconducting CNTs 15-17 offers immediate attractions and has afforded enhanced device performance such as large on/off ratios, 6 large channel conductance, 3, 20 high field-effect mobilities, 7, 17, 18 together with hysteresis, threshold voltage, and sub-threshold swing -properties that must be concurrently improved for effective implementation of low-power, high-speed CNT TFT-based electronics.
Toward this end, we report here the integration of >99% pure semiconducting CNTs with a new class of nanoscopic high-capacitance (630 nF/cm 2 ) hybrid inorganic-organic gate dielectrics 23 to achieve TFT performance unconstrained by traditional trade-offs. The resulting devices simultaneously exhibit low operating voltages (4 V), low sub-threshold swings (150 mV/decade), high normalized on-state conductance (8.5 µS/µm), high transconductance (6.5 µS/µm), and high intrinsic field-effect mobilities (147 cm 2 /Vs) with high on/off ratios (5 x 10 5 )
in ambient conditions. This unique combination of hybrid gate dielectrics with monodisperse semiconducting CNTs is compatible with low-temperature, large-area processing, thus offering applications in low-power TFT-based electronics. These devices also exhibit negligible hysteresis in transfer characteristics, unlike those fabricated with conventional oxide dielectrics, and avoid the ambipolarity that increases power consumption for CNT TFT circuits based on gel dielectrics. 4 The hybrid dielectric ("VA-SAND"), fabricated by combining inorganic atomic layer deposition (ALD) with vapor phase organic self-assembly, can be grown with precise thickness control and combines layers of π-conjugated donor-acceptor building blocks, selfassembled via hydrogen bonding (κ ~ 9), 23, 24 with ultra-thin (~2 nm) layers of ALD-derived Al 2 O 3 to enhance stability and dielectric characteristics (Fig. 1a) .
Gate dielectric fabrication and characterization
VA-SAND was grown on degenerately doped Si/SiO 2 substrates containing 1.8 nm thick native oxide (see Methods for details). VA-SAND microstructure and morphology were characterized by X-ray reflectivity (XRR) and AFM, while leakage current and capacitance-voltage (C-V) analysis were carried out on metal-insulator-semiconductor (MIS) capacitors. To highlight the differences between VA-SAND and purely inorganic oxide dielectrics grown by ALD, MIS capacitors and TFTs fabricated on ALD-grown Al 2 O 3 (6-AO) of the same total thickness as VA-SAND (6 nm) were also characterized. The background-subtracted XRR data and model fits for VA-SAND on SiO x are shown in Fig. 1b . The electron density profile (normalized to the electron density of Si) resulting from the best fit of the XRR data using a 4-slab density model is plotted as a function of distance from the surface of the native oxide in Fig.   1c . 25 The layer thicknesses are derived from the inflection points in the electron density profiles and are interpreted as the boundaries between layers. 26 The extracted thickness of the native oxide, the Al 2 O 3 underlayer, the organic layer, and the Al 2 O 3 capping-layer are 1.8 nm, 1.5 nm, (Fig. 1d) . Note that VA-SAND exhibits 37% higher capacitance (630 nF/cm 2 ) than 6-AO (460 nF/cm 2 ) with the substrate in accumulation (V > 1.2 V) due to the higher κ of the organic layer (Fig. 1e) . The capacitance decreases as the bias is varied from 1.2 V to -0.5 V due to the formation of the depletion region in the Si substrate and becomes constant for V < V th = -0.5 V. VA-SAND also exhibits lower current leakage (10 -7 A/cm 2 ) and higher capacitance (630 nF/cm 2 ) than previously reported vapor-deposited V-SAND 24 due to the reduced thickness combined with the higher-κ of the robust upper inorganic layer (vide infra).
The dielectric constants of individual layers were determined by parallel plate capacitor analysis (see Methods) and were found to be 3.9, 6.0, 9.5, and 8.0 for the native oxide, the underlayer, the organic layer, and the upper capping-layer, respectively. This thickness and dielectric constant analysis is consistent with the following observations: 1) The lower electron density (higher dielectric constant) of the capping layer versus the underlayer (Fig. 1c); 2) The lower thickness of the organic layer (2.5 nm) compared to the length of two head-to-tail hydrogen-bonded chromophore molecules (3.4 nm); 24 3) The thicker upper capping-layer (2 nm)
versus that of the underlayer (1.5 nm) with the same number of ALD growth cycles; and 4) A rougher capping layer-organic layer interface versus ALD-grown Al 2 O 3 . These observations suggest significant intermixing of the chromophore and capping Al 2 O 3 layers yielding an effective dielectric constant of 8 for the intermixed capping layer that is in between 9.5 for the organic layer and 6.0 for Al 2 O 3 ( Fig. 1(a) ). Thus, intermixing explains the lower electron density, higher dielectric constant, and increased thickness and roughness of the capping layer.
The net effective dielectric constant of a 6 nm thick VA-SAND layer (7.8 nm thick, including the native oxide) is found to be κ VA-SAND = 6.36 (5.55). The effective oxide thickness (EOT) of VA-SAND without (with) the native oxide is determined to be 3.68 nm (5.48 nm). The origin of the resulting exceptional CNT/VA-SAND TFT performance is illustrated through a systematic analysis of device metrics at four different CNT film densities: density-1 = 5.5 ± 0.9 CNTs/µm 2 ; density-2 = 13.3 ± 1.7 CNTs/µm 2 ; density-3 = 22.7 ± 1.9 CNTs/µm 2 ; and density-4 = 27.1 ± 2.5 CNTs/µm 2 ( Fig. 2f -2i ). These CNT TFTs exhibit p-type behavior in ambient at low biases of V g = -2 V to 2 V, and V d = 0.5 V to -2 V (Fig. 3a) . The negligible hysteresis of these TFTs on VA-SAND compared to that on 6-AO ( Fig. 3a and 3b) suggests significantly lower VA-SAND trap charge densities and/or favorably modified surface properties compared to the conventional oxide ALD dielectric of the same thickness. Note that the present CNT/VA-SAND devices exhibit small threshold voltages (< 1V) and ultra-low sub-threshold slopes, as low as ~100 mV/decade, compared to the quantum limit of ~70 mV/decade at room temperature (Supporting Fig. S4b ), making these TFTs suitable candidates for low-power, highspeed circuits. Note that the sub-threshold slope as well as off-current (I off , within the noise level of the instrumentation ~10 pA) remain relatively independent of drain bias (Fig. 3c) .
Carbon nanotube thin-film transistor fabrication, characterization, and analysis
We next assess device parameters that underlie the performance of digital circuit building blocks such as inverters and ring-oscillators. 12, 13 First, high field-effect mobility (high transconductance) is necessary to achieve large voltage gain inverters in high speed circuits.
Second, a low-operating voltage and high on/off ratio (i.e., low off-current) is necessary to minimize power dissipation. Finally, a reduced channel area (i.e., high current-capacity or normalized conductance) is desired to minimize parasitic capacitance in high-frequency digital circuitry. Note that while individual CNTs have large current-carrying capacities and high field-effect mobilities, 27 the effective field-effect mobility of CNT films is significantly reduced due to additional resistance from CNT-CNT junctions. Further reduction in the estimated mobility can result from assumptions made about the morphology of percolating CNT films in calculating the gate capacitance. There are two methods commonly used to estimate the capacitance of a random network CNT film. In the first, the CNT film is assumed to be continuous in a parallel plate geometry, affording a capacitance is a commonly used figure-of-merit for current-carrying capacity, both G/W and I d (at V d = -100 mV) are plotted in linear and semi-log plots, respectively (Fig. 4a) . The lowest CNT density (density-1), 5.5 CNTs/ µm 2 , is above the percolation threshold average on/off ratio ~10 5 . In contrast, as-grown CNTs produce low on/off ratios at significantly lower coverages due to the lower percolation threshold from the large fraction (30%) of long (~10 µm) metallic CNTs, 13, 19 whereas monodisperse CNTs on low capacitance gate-dielectrics (e.g., 300 nm SiO 2 ) exhibit low on/off ratios, likely due to the onset of CNT-CNT screening at lower CNT densities. 18 Density-3 CNT TFTs were further characterized to investigate large-area uniformity and channel geometry effects. The average transfer characteristics of 7 density-3 CNT TFTs spread over ~2 mm in Fig. 4d reveal excellent device-to-device uniformity. On-currents remain within ±18% and on/off ratios within one order of magnitude of the respective average values.
Uniformity in such devices reflects the self-limiting thin-film growth mechanism of vacuum filtration. 14 Note that a consistent TFT threshold voltage (within 100 mV of -0.5 V) is highly desirable for large-area low-voltage CNT circuitry. Fig. 4g shows normalized on-state CNTs of the same network density, the metallic CNTs in heterogeneous mixtures significantly erode on/off ratios. 19, 39 Note also that reduced on/off ratios result from high densities of monodisperse CNTs due to increased CNT-CNT screening. 6, 18 The present CNT films afford the highest normalized on-state conductance at an on/off ratio = 10 6 reported to date for CNT TFTs.
The present random CNT/VA-SAND TFTs show larger on-state conductance at higher on/off ratios than ambipolar TFTs using thick CNT films on high-capacitance ion-gel dielectrics 3 (~10 µF/cm 2 ) and top-gated ambipolar TFTs having aligned monodisperse CNT strips. 20 P-type CNT TFTs show higher on/off ratios than ambipolar devices where both minority electrons and holes are present in the channel in the off-state, resulting in larger off-currents. 40 The present devices also exhibit significantly higher transconductance at an on/off ratio ~10 5 due to the combined high conductance and low voltage operation (Fig. 5c ). As expected, there are no obvious trends in on/off ratio versus operating voltage in previously reported devices due to the large variations in operation strategies, device geometries, and gate dielectric materials.
The trade-off between on/off ratio and field-effect mobility (Figs. 5d,e) is similar to that of normalized on-state conductance and transconductance with larger (smaller) mobilities at lower Note however that the present devices show 100x higher on-state conductance and transconductance and 5x lower operating voltage with significantly reduced hysteresis and subthreshold swing.
Conclusions
In summary, we have approached the fundamental performance limits for 99% purity semiconducting CNTs via integration with a high-capacitance hybrid inorganic-organic gate dielectric. Since the VA-SAND gate capacitance (630 nF/cm 2 ) approaches the quantum capacitance of CNT films (~1 µF/cm 2 for the density-3 CNT TFTs), further increases in gate capacitance may not yield significantly enhanced performance. Note that the performance reported here for CNT/VA-SAND TFTs compares favorably with devices fabricated from competing semiconducting materials such as polycrystalline Si, 41 organics, 42 and other inorganics. 43 The attractions of monodisperse semiconducting CNT inks include excellent compatibility with ink-jet printing, 3 mechanical flexibility, and environmental stability, making them promising candidates for next-generation printed electronics.
Methods

VA-SAND growth and characterization.
Twenty cycles of ALD-derived Al 2 O 3 using trimethylaluminum and water as precursors were first grown on heavily doped n-Si (100)
substrates at 100 °C (Savannah, Cambridge NanoTech), followed by thermal evaporative deposition of the V-SAND organic layer under high vacuum (10 -6 Torr) at 25 °C. Growth was carried out as described earlier, 21 i.e., at 0.1 -0.2 Å/sec to obtain a 3.4 nm thick bilayer of two head-to-tail hydrogen-bonded π-molecules. Finally, the organic layer was capped with an additional 20 cycles of an ALD-derived Al 2 O 3 protective layer at 100 °C. MIS capacitors were fabricated by thermal evaporation of 50 nm thick Au electrodes onto the dielectric layers through shadow masks. Leakage I-V measurements were carried out in ambient using a femto-amp Keithley source-meter, and C-V measurements were made at 10 kHz using an HP 4192A
impedance analyzer. The capacitances of VA-SAND and 6-AO are modeled as four and two parallel plate capacitors in series, respectively. The dielectric constant of the organic layer was previously determined as 9.5 by experiment and theoretical modeling. was grown by ALD on patterned photoresist before electrode metallization to achieve robust electrical probing in a Cascade Microtech probe station (schematic in Fig. 2d ). CNT films were transferred onto patterned source-drain electrodes by dissolving the filter membranes in acetone vapor. 17 The CNT films were then annealed in air at 225 °C for 1 h to further remove residual impurities. Finally, bottom-gate bottom-contact CNT TFT channels were defined using photolithography and reactive ion etching to obtain a channel width (W) of 100 µm and channel lengths (L) varying from 5 µm to 50 µm. 
